



University of California  
 College of Engineering  
 Department of Electrical Engineering  
 and Computer Sciences

B. Nikolić

Thursday, November 8, 2001  
 6:30-8:00pm

## EECS 141: FALL 2001—MIDTERM 2

For all problems, you can assume the following transistor parameters (unless otherwise mentioned):

**NMOS:**

$$V_{Tn} = 0.4, k'_n = 115 \mu\text{A}/\text{V}^2, V_{DSAT} = 0.6\text{V}, \lambda = 0, \gamma = 0.4 \text{V}^{1/2}, 2\Phi_F = -0.6\text{V}$$

**PMOS:**

$$V_{Tp} = -0.4\text{V}, k'_p = -30 \mu\text{A}/\text{V}^2, V_{DSAT} = -1\text{V}, \lambda = 0, \gamma = -0.4 \text{V}^{1/2}, 2\Phi_F = 0.6\text{V}$$

<b>NAME</b>	Last <i>Random</i> First <i>Undergrad</i>
-------------	---

<b>GRAD/UNDERGRAD</b>	
-----------------------	--

Problem 1: \_\_\_\_ / 8

Problem 2: \_\_\_\_ / 16

Problem 3: \_\_\_\_ / 12


Problem 4: \_\_\_\_ / 8

Total: \_\_\_\_ / 44


**PROBLEM 1. Logic Styles (8pts)**

In this problem, for single-ended logic styles, assume that only true inputs are available, and for differential logic styles you can use both true and complementary inputs. Draw implementation of a two-input XOR gate in:


- a) Standard complementary CMOS.




- b) Domino logic.



c) Dual-rail domino.



d) Complementary pass-transistor logic (NMOS-only differential logic style)



**PROBLEM 2. Logical effort. (16pts)**


Consider two implementations of an 8-input AND gate:

- Design A consists of two 4-input domino AND gates, followed by a 2-input domino AND. Inverters in domino stages are high-skewed, with PMOS transistors being 4 times wider than NMOS.
- Design B consists of a two dynamic 4-input NAND gates, followed by a 2-input high-skewed static NOR (such that PMOS transistors are two times wider than NMOS).

You cannot eliminate the foot switch. Assume that the diffusion capacitance at the output node dominates the parasitic gate delay.

Your task is to compare the speed of these two designs. Please show your work and explain your reasons.

- a) (8pts) Which design is faster if the output capacitance is equal to the input capacitance?



$$G_A = \frac{5}{3} \cdot \frac{5}{6} \cdot 1 \cdot \frac{5}{6} = \frac{125}{108} = 1.2$$

$$G_B = \frac{5}{3} \cdot \frac{9}{6} = \frac{45}{18} = 2.5$$

$$P_A = \frac{6}{3} + \frac{5}{6} + \frac{4}{3} + \frac{5}{6} = 2 + 1.3 + 1.7 = 5$$

$$P_B = \frac{6}{3} + \frac{9}{6} = 3.5$$

$$a) D_A = G_A H + P = 1.2 + 5 = 6.2$$

$$D_B = G_B H + P = 2.5 + 3.5 = 6$$

Design B faster

b) (8pts) Which design is faster if the output capacitance is 16 times larger than the input capacitance?

Based on this result, can you draw a conclusion about when you would include logic into a static gate that follows a dynamic gate?


$$b) \quad P_A = G_A H + P = 1.2 \cdot 16 + 5 = 24.2$$

$$D_B = G_B H + P = 2.5 \cdot 16 + 3.5 = 43.5$$

Design A faster!

# PROBLEM 2


4 input domino NAND:



$$g = \frac{5}{3}$$

$$p = \frac{10}{3}$$


inverter:



$$g = \frac{5}{6}$$

$$p = \frac{5}{6}$$


NOR:



$$g = \frac{9}{6}$$

$$p = \frac{10}{6}$$

2 input NAND



$$g = 1$$

$$p = \frac{4}{3}$$

A:  $G = \frac{5}{3} \cdot \frac{5}{6} \cdot 1 \cdot \frac{5}{6} = 1.157$

$$P = \frac{6}{3} + \frac{5}{6} + \frac{4}{3} + \frac{5}{6} = 4.66$$

B:  $G = \frac{5}{3} \cdot \frac{9}{6} = 2.5$

$$P = \frac{6}{3} + \frac{10}{6} = 3.66$$

a)  $H=1, B=1$

A:  $N=4 \Rightarrow D = 4 \cdot (GBH)^{1/4} + P = 4 \cdot (1.157)^{1/4} + 4.66 = 8.8$

B:  $N=2 \Rightarrow D = 2 \sqrt{GBH} + P = 2 \sqrt{2.55} + 3.66 = 6.8$

B is faster

b)  $H=16, B=1$

A:  $D = 4(16 \cdot 1.157)^{1/4} + 4.66 = 12.95$

B:  $D = 2 \sqrt{16 \cdot 2.5} + 3.66 = 16.3$

A is faster now

**PROBLEM 3: Arithmetic Circuits (12pts)**

You are asked to implement a partial product summation tree for a multiplier in two different logic styles.


- a) (8pts) Draw an implementation of a one-bit carry-save adder in single-rail domino logic and in transmission-gate logic.

- b) (4pts) Give two reasons why you might not want to use a domino implementation of a carry-save adder in a multiplier tree.


1.

2.

**PROBLEM 4. Power dissipation (8 pts).**



Chain structure



Tree structure

Compute the switching probabilities of the output, F, and internal nodes O1 and O2, for the chain and tree implementations of 4-input complementary CMOS AND gates, for the cases when input probabilities  $P(A=1) = P(B=1) = P(C=1) = P(D=1)$  equal 0.25.

$$P_{0 \rightarrow 1} = P_0 P_1 = (1 - P_1) P_1$$

NAND chain

Node $\Rightarrow$	O1	O2	F
$P_0$	$15/16$	$63/64$	$255/256$
$P_1$	$1/16$	$1/64$	$1/256$
$P_{0 \rightarrow 1}$	$15/256$	$63/4096$	$255/65536$

~~NAND~~

NAND Tree

Node $\Rightarrow$	O1	O2	F
$P_0$	$15/16$	$15/16$	$255/256$
$P_1$	$1/16$	$1/16$	$1/256$
$P_{0 \rightarrow 1}$	$\frac{15}{256}$	$\frac{15}{256}$	$\frac{255}{65536}$