EE141: Digital Integrated Circuits

Fall 2002

TuTh 12:30-2 pm, 203 McLaughlin

Professor Borivoje Nikolic

Project: Design of a 32-bit ALU


Quick jump to:
Main Page | News Group | Course Notes | Instructor Information | Course Information | Schedule | Assignments | Resources

Design of a 32-bit Arithmetic-Logic Unit.

Phase 1: Due Tuesday, November 12, 5pm, by electronic submission.  Please turn in the paper copy as well, in the drop box.

Clarification: the height of of the bit slice is 36 metal pitch, therefore it is 216 lambda.

Phase 2: Due Tuesday, December 3, 9am, in the drop box (report) and electronically (spice deck, report and slides).  Please bring the paper copy of the report and the slides to the poster presentations.  Template for the report.

Suggestions for posters:  One slide for the title, names, e-mail addresses.  The other slides should include: the overall diagram of the ALU in consideration; drawing of the carry tree; overall constraints,  assumptions; details of your design - schematics and layouts of cells; complete layout; simulation setup; details of results; summary of work and conclusions.  You should have a total of 9 slides.