EE241:
Advanced Digital Integrated Circuits
Topics and Schedule
-
Fundamentals - Technology Roadmap and Scaling - Devices and Models -
scaling (1.5 weeks)
-
Design techniques deepsubmicron CMOS - HIGH SPEED (3 weeks)
-
Static CMOS, transistor sizing, buffer design, high-speed CMOS design
styles, dynamic logic
-
Design techniques for LOW POWER (2 weeks)
-
analysis of power consumption sources
-
power minimization at the technology, circuit and architecture levels
-
Arithmetic building blocks (2 weeks)
- Driving interconnect, high-speed signaling (2 weeks)
-
Timing (2 weeks)
-
Timing analysis, flip-flop/latch design, clock skew, clocking techniques,
self-timed design
-
Clock generation and distribution, phase-locked loops
-
Memory design (2 weeks)
-
Design of array structures - FPGAs and reconfigurable logic (1
week)
-
Design for test (1 lecture)