HomeProjectsPeoplePublicatons
Search:
   
 

MATLAB to RTL Synthesis

EECS 244 Project

Fall 1998

Rhett Davis (wrdavis@eecs.berkeley.edu)

Introduction/Proposal

The goal of this project is to build a "MATLAB to RTL" design flow.  Since many system designers debug complex DSP algorithms in MATLAB, it would be nice to come up with some sort of systematic approach to creating the RTL (Register Transfer Level) descriptions which map easily into hardware.  In the next month, I will attempt to generate an RTL descrption from a MATLAB description of a "pilot correlator," a complex LMS filter which is a basic building block of certain CDMA receivers.

Even inside MATLAB, descriptions can have many formats.  Each format has its strenghts and weaknesses when it comes to mapping them to hardware.  Thus, at this time, it can only be said that the input description will be in one or more of the following formats:

  • standard MATLAB code
  • MATLAB SIMULINK
  • MATLAB STATEFLOW
The initial description will be chosen such that it allows general specification and verification of the DSP algorithm while still allowing the most systematic approach to hardware mapping.  The exact tools needed for the mapping are not known at this point, either, but will most likely include one or more of the following:
  • MATCOM V4 "MATLAB to C" compiler from MathTools
  • Real-Time Workshop "MATLAB to C" compiler from the Math Works
  • SCENIC "C to RTL" compiler from Synopsys
  • Behavioral Compiler from Synopsys
  • Perl scripts
  • human decision making
The ultimate goal is to produce a flow which is systematic, straightforward, and fast (not necessarily automatic) and to demonstrate its use on the pilot correlator.

Project Deliverables/Milestones

  • Project Proposal (Monday, Nov. 2nd)
  • Progress Report (Monday, Nov. 16th) - Have a finalized input description and assembled the tools needed for the flow.
  • In-class Presentation (Tuesday, Dec. 1st) - Have at least one complete path through the tools to an RTL description.
  • Final Report (Monday, Dec. 7th) - Final performance evaluation of the flow.

Links to Related Information

Rhett Davis
wrdavis@eecs.berkeley.edu