The focus of this research is the development of high-speed precision analog systems in deeply scaled CMOS. An adaptive digital filter is used to correct errors in a high-speed pipelined ADC. Rather than treating the non-idealities as analog circuit design problems, the problems are addressed through digital signal processing (DSP) in our approach. Currently, I am building a sigma-delta ADC and an LMS adaptive filter for digital correction.