Marlene Wan, Hui Zhang, Varghese George, Martin Benes,
Arthur Abnous, Vandana Prabhu, Jan Rabaey

In this paper, we first present a reconfigurable architecture template for low-power digital signal processing, and then an energy conscious design methodology to bridge the algorithm to architecture gap. The energy efficiency of such an architecture and the effectiveness of the methodology are demonstrated in case study implementations targeting baseband voice processing and digital signal processing.